Abstract. Adiabatic quantum-flux-parametron (AQFP) logic is an energy-efficient superconductor logic. It operates with zero static power dissipation and very low dynamic power dissipation owing to adiabatic switching. In previous numerical studies, we have evaluated the energy dissipation of basic AQFP logic gates and demonstrated sub-kBT switching energy, where kB is Boltzmann's constant and T is the temperature, by integrating the product of the excitation current and voltage associated with the gates over time. However, this method is not applicable to complex logic gates, especially those in which the number of inputs is different from the number of outputs. In the present study, we establish a systematic method to evaluate the energy dissipation of general AQFP logic gates. In the proposed method, the energy dissipation is calculated by subtracting the energy dissipation of the peripheral circuits from that of the entire circuit. In this way, the energy change due to the interaction between gates, which makes it difficult to evaluate the energy dissipation, can be deducted. We evaluate the energy dissipation of a MAJ gate using this method.
I. Introduction
Various superconductor logic families have been developed to realize future energy-efficient computing systems. Rapid single-flux-quantum (RSFQ) logic 1 is one of the most well-known superconductor logic families and several prototype RSFQ microprocessors have been demonstrated 2 . In RSFQ logic, the power dissipation is dominated by the static power dissipation caused by bias resistors. The power dissipation of an RSFQ circuit is given by <IbVbN, where <Ib is the average bias current, Vb is the bias voltage, and N is the number of Josephson junctions. To eliminate static power dissipation in the bias network, more energy-efficient superconductor logic families, such as energy-efficient RSFQ (ERSFQ) logic 3 and reciprocal-quantum-logic (RQL) 4 , have been proposed. With the static power dissipation eliminated, the power dissipation in these energy-efficient logic families is dominated by the dynamic energy dissipation of Josephson junctions, given by Ic0, where Ic is the critical current of Josephson junctions, 0 is the flux quantum, and  is a logic-dependent factor.  is 0.75 and 0.33 for ERSFQ logic and RQL, respectively 3, 4 . The power dissipation of a circuit designed using ERSFQ or RQL is thus given by <Ic0Nf, where <Ic is the average critical current and f is the operating frequency. The literature regarding RQL 5 has experimentally verified this energy estimation method and reported a power dissipation of 0.626 nW per junction at 6.21-GHz operation, which is much smaller than that in RSFQ logic (approximately 300 nW per junction). As described above, energy estimation methods have been established for both RSFQ and more energy-efficient logic families, which are important for improving the energy efficiency of large-scale superconductor circuits 6, 7 .
The adiabatic quantum-flux-parametron (AQFP) 8 is an adiabatic superconductor logic family based on the quantum-flux-parametron 9, 10 . The switching energy (energy dissipation per clock cycle) of an AQFP gate can be reduced to less than Ic0 by using adiabatic switching 11,12 , 3 in which the potential energy of a logic gate gradually changes from a single-well shape to a double-well shape so that the logic state can change quasi-statically. In a previous study 13 , we calculated the switching energy of an AQFP buffer and numerically demonstrated a switching energy less than the thermal energy kBT, where kB is Boltzmann's constant and T is the temperature. We also calculated the energy dissipation of reversible AQFP logic gates 14 . In both the above, the energy dissipation was calculated by integrating over time the excitation current and voltage associated with the gate under test. However, this method is not applicable to more complex logic gates, especially those in which the number of inputs is different from the number of outputs. This is because in AQFP logic, not only do the power supplies perform work on the logic gates, but the logic gates also perform work on the power supplies, whereas in conventional superconductor logic it is only the power supplies that perform work. Thus, the work performed by the power supplies is not always equal to the energy dissipation, which makes it difficult to calculate the energy dissipation of AQFP logic gates, as will be shown later.
Also, note that the energy dissipation of some AQFP logic gates strongly depends on the input data 14 . Thus, unlike in conventional superconductor logic, the energy dissipation of an AQFP logic gate cannot be simply determined from the junction count. As a result, it is currently difficult to estimate the energy dissipation of complex AQFP circuits.
In the present study, we propose a systematic method to evaluate the energy dissipation of arbitrary AQFP logic gates. First, we explain how the energy dissipation of a buffer can be calculated and why it is difficult to calculate the energy dissipation of more complex logic gates. Then, we describe the proposed method, where the energy dissipation of the logic gate under test is calculated by subtracting the energy dissipation of the peripheral circuits from that of the entire circuit. Using this method, we calculate the energy dissipation of a somewhat complex logic gate, a majority (MAJ) gate.
II. Energy evaluation of AQFP buffers
First, we consider the energy dissipation of the simplest AQFP logic gate, i.e., a buffer. To calculate the energy dissipation of an AQFP buffer, we prepare a somewhat long buffer chain, as shown in Fig. 1(a) . This is because the logic gates near the input current sources and those near the terminating ports behave differently from the other gates 15 . Each buffer is excited by the ac We now discuss how to calculate the energy dissipation of buffer i using the time evolution of the potential energy of the buffer, shown in Fig. 1(c) . A through E represent the stages during excitation defined in Fig. 1 Thus, the energy of buffer i changes by Eres,i (< 0) at stage E. From the above, the energy change of buffer i during an excitation cycle (from stage A to E) is given by:
where Eexc,i and Eres given by the sum of the free energy change and dissipated work 17 , the work performed by Ix,i can be given by:
where Ediss,i is the dissipated work, which is defined as the energy dissipation of buffer i. In the present study, we assume that every logic operation is deterministic (i.e., there is no entropy change), so we do not distinguish between free energy change and energy change. Thus, Eq. 2 is described in the form of energy change, rather than free energy change. Since the schematic of the buffer chain is symmetrical, it is reasonable to assume that the forward work performed by Fig. 1(a) ] over time. In previous studies 13, 15 , we calculated the energy dissipation of buffers using this method and obtained reasonable results compared to analytical estimations.
III. Energy evaluation of general AQFP logic gates
Next, we consider the general logic gate shown in Fig. 2 , where the circuit under test (CUT) is surrounded by peripheral buffers to isolate it from the input current sources and terminating ports, as with the case of a buffer chain. The CUT is powered by the excitation current Ix,i and has m input ports and n output ports, where m and n are arbitrary natural numbers. In a similar way to the derivation of Eq. 2, the work performed by Ix,i can be given by: 
where Ediss,CUT is the energy dissipation of the CUT. For simplicity, we assume that Eq. 3 is true for the CUT, and thus Eq. 4 is reduced to:
which clearly shows that if n ≠ m (e.g., the CUT is a MAJ gate or an AND gate), the energy dissipation of the CUT cannot be obtained from the work performed by Ix,i, unlike the case of a buffer. Therefore, complex logic gates in which the number of inputs is different from the number of outputs require different methods for energy evaluation.
We now look at the total work performed on the entire circuit shown in Fig. 2 . The total work Wtot performed by the excitation currents Ix,1 through Ix,N, where N is the total number 7 of gates, is given by:
This equation does not include terms representing the energy change as the total energy of the entire circuit shown in Fig. 2 does not increase or decrease for an excitation cycle. Eq. 6 shows that while the energy dissipation of the CUT cannot be directly obtained from the work, the total energy dissipation of the entire circuit can be obtained from the total work, and that the energy 
where diss,per = ∑ diss,
Importantly, Ediss,per and Eper in Eq. 7 can be individually obtained by simulating Wper as a function of the operating frequency f. This is because buffers always operate adiabatically 13 , so that Ediss,per should be proportional to f, while Eper is independent of f. Therefore, Eper can be specified by extrapolating the simulation results of Wper as a function of f, as will be shown later.
From the above, the energy dissipation of the CUT is given by:
8 Note that Wtot and Wper can be obtained by integrating the excitation currents and voltages of the associated logic gates over time, and that Eper can be obtained by extrapolating the simulation results of Wper, even though we cannot obtain Eper analytically.
IV. Numerical simulation
Here, we take a MAJ gate as an example to show how to calculate the energy dissipation of general logic gates using Eq. 9. We use the schematic shown in Fig. 3(a) , where a three-input MAJ gate is surrounded by peripheral buffers. The entire circuit is powered and clocked by a pair of ac excitation currents with a phase separation of 90° (Ix1 and Ix2), which apply an ac magnetic flux with an amplitude of 0.50 to each gate. The dc offset current Id applies a dc magnetic flux of 0.50 to each gate. In this way, logic operations are performed with a phase separation of 90°. More details regarding excitation methods in AQFP logic can be found in the literature 16 . In the numerical simulation, we use AQFP logic gates based on the previous study 16 and device parameters for the AIST 10-kA/cm 2 Nb high-speed standard process (HSTP) 16 . The numerical simulation is conducted using the Josephson circuit simulator, JSIM 18 . Figure 3 First, Wtot is calculated as follows:
where Vx1 and Vx2 are the voltages across the current sources Ix1 and Ix2, respectively [see logic can be found in the literature 14 . Then, WCUT is calculated as follows:
where VCUT is the voltage across the excitation inductors of the MAJ gate [see Fig. 3(a) ]. 
V. Conclusion
We established a systematic method to evaluate the energy dissipation of complex AQFP logic gates, especially those in which the number of inputs is different from the number of outputs.
The energy dissipation is calculated by subtracting the energy dissipation of the peripheral buffers from that of the entire circuit. We calculated the energy dissipation of a MAJ gate using this method. The next step is to evaluate the energy dissipation of other AQFP logic gates, such as an AND gate and a full adder, using the proposed method. 
